

JC678 U.S. PTO  
09/551027  
  
04/17/00

	Class Subject	ISSUE CLASSIFICATION

JCI  
JCI

**U.S. UTILITY Patent Application**

2/3 O.I.P.E.

**PATENT DATE**

SCANNED

- 20 -

APPLICATION NO. 09/551027	CONT/PRIOR D	CLASS <del>257</del> 438	SUBCLASS 243	ART UNIT <del>2811</del> 2822	EXAMINER J. J.
------------------------------	-----------------	--------------------------------	-----------------	-------------------------------------	-------------------

Wendell Noble  
Leonard Forbes

**E** Circuit and method for a folded bit line memory cell With vertical transistor and trench capacitor

PTO-2040  
12/99

**CPA**

**LAST AVAILABLE COPY**

## **ISSUING CLASSIFICATION**

Continued on Issue Slip Inside File Jacket

<input checked="" type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS			CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.				NOTICE OF ALLOWANCE MAILED	
<input checked="" type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent. No. <u>6,156,604</u>				ISSUE FEE	
<u>6,156,607</u>				Amount Due	Date Paid
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.				ISSUE BATCH NUMBER	
				(Legal Instruments Examiner) (Date)	

**WARNING:**

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A  
(Rev. 6/99)

FILED WITH:  DISK (CRF)  FICHE  CD-ROM  
(Attached in pocket on right inside flap)

BEST AVAILABLE COPY

(FACE)